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The physical limitation of the silicon dioxide (SiO 2 ) as gate insulator has achieved the point where its thickness is approaching to a few atomic layers thick.
1,2 Below the physical thickness 12 Å , the significant gate leakage current results in a volume active power consumption, leading a worse reliability of metal-oxide semiconductor field effect transistors (MOSFETs). To avoid this serious issue, high-k dielectrics have been introduced as hafnium (Hf)-base, zirconium, aluminum oxides [3] [4] [5] [6] and heavily investigated as a replacement for conventional SiO 2 gate insulator. However, high-k/metal gate stack has to face many critical issues such as defects in high-k material which can lead to undesired transport through the dielectrics and trapping-induced instabilities. [7] [8] [9] [10] As MOSFETs scaling down, not only the BTI reliability at gate terminal but also hot carrier effect (HCE) which is associated with lateral electric field is important issue in MOSFETs. Therefore, hot carrier effect in high-k/metal gate n-MOSFETs was still one of major device reliability concern. As is well known, under hot carrier injection, a high lateral electric field in pinch-off region accelerates the electrons sufficiently to gain enough energy to damage the drain side, resulting in the degradation of I-V characteristics. However, most of the studies were concentrated on nMOSFETs. [11] [12] [13] [14] The degradation due to hot carrier effect in p-MOSFETs with high-k/metal gate stacks has not received as much attention. Therefore, the aim of this letter is to investigate the effects of channel hot carrier stress (CHCS) on HfO 2 /TiN p-MOSFETs. It was found that the CHCinduced electron trapping dominates the degradation during stress, instead of interface states (N it ) creation, including V th shift and G m decrease. As the drain voltage (V D ) was applied at saturation region, there is no significant V th shift during stress. This behavior was doubted to result from trappinginduced drain-induced-barrier-lowering (DIBL). To explain this phenomenon, the device with different channel length (L) was introduced to support our model in this work.
The HfO 2 /TiN p-MOSFETs were studied in this paper based on the high-performance 28-nm CMOS technology. Both devices were fabricated using a conventional selfaligned transistor flow through the gate first process. For the gate first process devices, 10 Å and 30 Å of high quality thermal oxide were, respectively, grown on a (100) Si substrate as buffer oxide layers. After standard cleaning procedures, 30 Å of HfO 2 films were sequentially deposited by atomic layer deposition. Next, 10 nm of TiN films were deposited by radio frequency physical vapor deposition, followed by poly-Si deposition as a low resistance gate electrode. The source/drain and poly-Si gate activation were performed at 1025 C. In this study, the dimensions of the selected devices were 10 lm and 1 lm in width and length, respectively. The device with buffer thickness of 10 Å was subjected to the maximum substrate current of CHCS conditions with À3.6 V drain voltage (V D ). The stress was briefly interrupted to measure the drain current-gate voltage (I D -V G ) and substrate current-gate voltage (I B -V G ) transfer characteristics. The gate induced drain leakage (GIDL) current was defined under the V G ¼ 0.5 V and V D ¼ À2.4 V. All experimental curves were measured using an Agilient B1500 semiconductor parameter analyzer. (V th ), respectively. And I D seems to be invariant at V G ¼ À1.6 V. Generally, the behavior of CHC effect on nMOSFETs has a cruel degradation at drain side due to impact ionization, decreasing in I D and G m , but V th shift is insignificant unless N it generation due to higher lateral electric field during CHCS, respectively. 15 However, the V th shift toward positive direction is obtained under CHCS for high-k/Metal gate p-MOSFETs as shown in Fig. 1 . We suggest that V th shift and decrease in G m could result from electron trapping in high-k layer during stress. When electronhole pairs are produced by impact ionization, the stressing potential difference between gate and drain (V GD ) makes electron tend to inject to gate side, resulting in V th shift. Simultaneously, the field-effect mobility (G m ) is also influenced by charge trapping, enhancing the channel scattering. [16] [17] [18] However, V th shift due to electron trapping should make I D increasing, but the scattering reduces the channel-mobility and decreases I D . Because those two causes are antagonistic in I D then resulting an invariant in I D . Additionally, the inset of Fig. 1 shows the I D -V G curve under semi-logarithmic scale before and after CHCS. It can be found that the degradation of subthreshold slope (SS) is insignificant, illustrating the N it is less. Therefore, this result supports our assumption that the degradation of V th is induced by electron trapping in high-k layer located at drain side, instead of CHC-induced N it . In order to solid the claim, the effect of CHCS on the characteristics of I B -V G and Figure 2(a) . It can be seen that the GIDL current and/or I B current at VG > 0.5 V gradually increased during CHCS. This result implies that electrons are trapped in HfO 2 layer within drain side to bend the band upward, therefore elongating the path of band to band tunneling during CHCS. Consequently, it can decrease the GIDL current and/or I B current at V G > 0.5 V as I-V measurement. The corresponding energy diagram is shown in the inset of Fig. 2(a) . Additionally, the C-V curve shows the occurrence of electron trapping near drain side as shown in Figure 2(b) . It can be seen that the capacitance of gate terminal to drain terminal versus gate voltage (C GD -V G ) curve shifts in positive direction after CHCS, which is consistent with the linear I D -V G result in Fig. 1 . However, the capacitance of gate terminal to source terminal versus gate voltage (C GS -V G ) curve has on significant change before and after stress, demonstrating the degradation is located at drain side. As well as, those experimental data are consistent with the suggestion of degradation which is dominated by CHC-induced electron trapping within drain side we declared. However, the occurrence of electron trapping at drain side still has insufficient justification to vary V th with insignificant N it generation. In order to comprehend how comes the V th shift under CHCS, we extract the degraded tendency of V th versus stress time in linear and saturation region, which are defined Lin-V th and Sat-V th , respectively. Figure 3 shows the CHCS degradation of Lin-V th and Sat-V th versus stress time. The Lin-V th was extracted from G mmax and corresponding gate voltage at I D ¼ 10 À5 A is selected for Sat-V th . It can be observed that an obvious shift on Lin-V th , but Sat-V th seem almost to be invariant under CHCS. As the result, the mechanism is deduced by trappinginduced DIBL. As electron-hole pairs are created by CHC impact ionization, CHC-induced electrons could be trapped into HfO 2 layer within drain side, which has been evidenced previously. As electron trapping occurs, it could bend channel potential upward to help the linear V D (Lin-V D ) to deplete channel, therefore lowering the source barrier as the illustration shown in the inset of Fig. 3 . Nevertheless, under saturation region, higher V D could deplete the trappinginduced potential variation to dominate the lateral electric field in channel, expressing an invariant in Sat-V th as shown in the inset of Fig. 3 . This is because the original I D -V G characteristic before stress has a conventional DIBL, resulting in a shift between Lin-V th and Sat-V th about 30 mV (not shown on here). If the Sat-V th will be changed, the more significant trapping behavior which is greater than the influence of Sat-V D should be required. According to our argument, the devices with long channel length were selected to prove the mechanism. Figure 4 shows the Lin-V th shift versus stress time on HfO 2 /TiN p-MOSFETs under CHCS with different L, including 1 lm and 10 lm. In order to keep the equivalent probability of trapping, the close impact ionization rate is considered by choosing similar I Bmax to control the same amount of electron-hole pairs. Due to the 10 mA I Bmax , the long channel devices L ¼ 10 and 2 lm have a corresponding V D are À4.5 V and À3.8 V, respectively. Figure 4 shows the Lin-V th shift under CHCS for HfO 2 /TiN p-MOSFETs with different channel length L. It can be found that the Lin-V th has a positive shift on all the devices, regardless of different channel length. However, the Lin-V th shift has a negative related to channel length L. The device with the longest channel corresponds to the most insignificant shift under CHCS, since the behavior of trapping-induced DIBL is suppressed by long channel device. This is because the potential variation due to electron trapping is growingly hard to extend to source side as channel length increases under Lin-V D . Therefore, the Lin-V th on long channel device has an insignificant degradation which is consistent with the model we supported. Consequently, the Lin-V th shift on HfO 2 /TiN pchannel MOSFETs under CHCS results from electron trapping has been generalized in this work.
This letter studies the CHCS behaviors on HfO 2 /TiN pchannel MOSFETs. We found that the degradations result from electron trapping, leading G m decrease and positive Lin-V th shift, but Sat-V th shows an insignificant degradation during stress. This dissimilar behavior of V th is attributed to CHC-induced electron trapping induced DIBL. The devices with different channel length are introduced into evidence of trapping-induced DIBL behavior. As the result, the slightest Lin-Vth shift is corresponding to the HfO 2 /TiN p-channe MOSFET with the longest channel length.
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